## WHAT IS CLAIMED IS:

1		1.	A semiconductor device comprising:
2		a) a se	emiconductor substrate;
3		b) a fi	rst region of a first conductivity type in the semiconductor substrate;
4		c) a se	econd region of a second conductivity type in the semiconductor
5	substrate;		
6		d) a p	lurality of charge control electrodes, wherein each charge control
7	electrode in the	he plura	lity of charge control electrodes is adapted to be biased differently than
8	other charge	control	electrodes in the plurality of charge control electrodes; and
9	•	e) a di	electric material disposed around each of the stacked charge control
10	electrodes.		
1		2.	The semiconductor device of claim 1 wherein the semiconductor
2	device is a power diode.		
1	•	3.	The semiconductor device of claim 1 wherein the semiconductor
2	device is a bij	polar tra	ansistor.
1		4.	The semiconductor device of claim 1 wherein the semiconductor
2		-	trench and wherein the charge electrodes in the plurality of charge
3	control electro	odes are	e stacked within the trench.
1		5.	The semiconductor device wherein the plurality of charge control
2	electrodes is a	a first pl	urality of charge control electrodes and wherein the semiconductor
3	device includ	es a sec	ond plurality of charge control electrodes.
1		6.	The semiconductor device of claim 1 wherein the first conductivity
2	type is n-type	and the	e second conductivity type is p-type.
1	-	7.	The semiconductor device of claim 1 wherein the each of the plurality
2	of charge con	trol elec	etrodes comprise polysilicon.
1		8.	The semiconductor device of claim 1 wherein the plurality of charge
2	control electro	odes are	biased to produce a generally uniform electric field in the first region.
2			

1	7. A field effect transistor comprising.		
2	a) a semiconductor substrate of a first conductivity type having a major		
3	surface, a drift region, and a drain region;		
4	b) a well region of a second conductivity type formed in the semiconductor		
5	substrate;		
6	c) a source region of the first conductivity type formed in the well region;		
7	d) a gate electrode formed adjacent to the source region;		
8	e) a plurality of stacked charge control electrodes buried within the drift		
9	region, wherein each charge control electrode of the plurality of stacked charge control		
10	electrodes is adapted to be biased differently than other charge control electrodes in the		
11	plurality of charge control electrodes; and		
12	f) a dielectric material disposed around each of the stacked charge control		
13	electrodes.		
1	10. The field effect transistor of claim 9 wherein the plurality of stacked		
1 2	charge control electrodes is directly under the gate electrode.		
2	charge control electrodes is directly under the gate electrodes.		
1	11. The filed effect transistor of claim 9 wherein the gate electrode is a		
2	trenched gate electrode.		
1	12. The field effect transistor of claim 9 further comprising a plurality of		
2	biasing elements capable of respectively biasing the control electrodes within the plurality of		
3	control electrodes.		
	Control electrodes.		
1	13. The field effect transistor of claim 9 wherein the plurality of stacked		
2	control electrodes is disposed to a side of the gate electrode.		
1	14. The field effect transistor of claim 9 wherein the plurality of stacked		
2	control electrodes are a first plurality of stacked control electrodes, and wherein the field		
3	effect transistor further includes a second plurality of stacked control electrodes.		
J			
1	15. The field effect transistor of claim 9 wherein the plurality of stacked		
2	charge control electrodes is adapted to adjust an electrical field profile within the drift region		
3	of the semiconductor substrate so that the magnitude of the electrical field throughout the		
4	drift region is generally uniform and exceeds 2 x 10 <sup>5</sup> V/cm.		

1	16. The field effect transistor of claim 9 further comprising a trench,			
2	wherein the charge control electrodes within the plurality of stacked control electrodes are			
3	disposed within the trench.			
1	17. The field effect transistor of claim 9 wherein the field effect transistor			
2	is a power metal oxide semiconductor field effect transistor (MOSFET).			
1	18. A method for forming a semiconductor device, the method comprising			
2	a) providing a semiconductor substrate having a first region of a first			
3	conductivity type;			
4	b) forming a region of a second conductivity type in the semiconductor			
5	substrate;			
6	c) forming a first charge control electrode; and			
7	d) forming a second charge control electrode, wherein the first charge control			
8	electrode is adapted to be biased differently than the first charge control electrode.			
1	19. The method of claim 18 further comprising forming a trench in the			
2	semiconductor substrate and wherein forming the first charge control electrode comprises			
3	depositing a conductive material in the trench and then etching the deposited conductive			
4	material.			
1	20. The method of claim 19 wherein the conductive material is a first			
2	conductive material and wherein forming the second charge control electrode comprises			
3	depositing a second conductive material in the trench and then etching the deposited second			
4	conductive material.			
1	21. The method of claim 18 further comprising:			
2	forming a trenched gate structure in the semiconductor substrate.			
1	22. The method of claim 18 wherein the first and second charge control			
2	electrodes comprise polysilicon.			
1	23. The method of claim 18 wherein the method further comprises forming			
2	a plurality of biasing elements on or in the semiconductor substrate, wherein the biasing			
3	elements are adapted to bias the first and second charge control electrodes at different			
1	voltages			

l	24	The method of claim 18 wherein the semiconductor device is a power	
2	MOSFET.		
l	25	6. A field effect transistor comprising:	
2	a)	a semiconductor substrate of a first conductivity type having a major	
3	surface, a drift region, and a drain region;		
4	b)	a well region of a second conductivity type formed in the semiconductor	
5	substrate;		
6	c)	a source region of the first conductivity type formed in the well region;	
7	d)	a source contact layer coupled to the source region;	
8	e)	a gate electrode formed adjacent to the source region;	
9	f)	a charge control electrode buried in the drift region, wherein the charge	
10	control electrode is adapted to be biased at a different potential than the gate electrode or the		
11	source contact lay	yer, and is adapted to control the electric field in the drift region; and	
12	g)	a dielectric material disposed around the charge control electrode.	
1	26	The field effect transistor of claim 25 further comprising a biasing	
2	element adapted t	to bias the charge control electrode at the different potential.	
1	27	. The field effect transistor of claim 25 wherein the gate electrode is a	
2	trenched gate electrode.		
1	28	. The field effect transistor of claim 25 wherein the charge control	
2	electrodes is direc	ctly under the gate electrode.	
1	29	. The field effect transistor of claim 25 wherein the charge control	
2	electrode is direct	ly under the gate electrode and wherein the gate electrode is a trenched gate	
2	-144	·	

1	30. A method for forming a field effect transistor comprising.		
2	a) providing a semiconductor substrate of a first conductivity type having a		
3	major surface, a drift region, and a drain region;		
4	b) forming a well region of a second conductivity type in the semiconductor		
5	substrate;		
6	c) forming a source region of the first conductivity type in the well region;		
7	d) forming a source contact layer on the source region;		
8	e) forming a gate electrode adjacent to the source region;		
9	f) forming a charge control electrode in the drift region, wherein the charge		
10	control electrode is adapted to be biased at a different potential than the gate electrode or the		
11	source contact layer, and is adapted to control the electric field in the drift region; and		
12	g) forming a dielectric material around the charge control electrode.		
	21 The week of a Calaire 20 wherein the gots electrode is a transhed gate		
1	31. The method of claim 30 wherein the gate electrode is a trenched gate		
2	electrode.		
1	32. The method of claim 30 further comprising:		
2	forming a biasing element, wherein the biasing element is adapted to bias the		
3	charge control electrode.		